Xilinx 7 Series FPGAs Slash Power Consumption by 50% and Reach 2 Million Logic Cells on Industry's First Scalable Architecture
Xilinx announced the industry's first FPGA series that slashes total power consumption by 50 percent and offers industry-leading capacity of up to 2 million logic cells on the only unified architecture that scales across low-cost to ultra high-end families. Xilinx 7 series FPGAs further extend the range of applications programmable logic can address by breaking new ground in solving customer challenges for lower power and cost without compromising on higher capacity and increased performance. Implemented on 28-nanometer (nm) process technology optimized to deliver low power with high performance, the new families enable significant levels of productivity as skyrocketing development costs, complexity, and inflexibility of alternative ASIC and ASSP technology make FPGA platforms more relevant to an increasingly diverse community of designers.
The 28nm families extend Xilinx's Targeted Design Platform strategy introduced with the company's 40nm Virtex(R)-6 and 45nm Spartan(R)-6 FPGA families, now in volume production. The Targeted Design Platform strategy combines FPGAs, ISE(R) Design Suite software tools and IP, development kits, and targeted reference designs to enable customers to leverage their existing design investments and reduce their overall costs as they meet evolving market needs. In this new generation, Xilinx also takes a critical next step in its work to dramatically expand the ecosystem of available IP and designs that enable customers to focus on differentiation even as they transition to 28nm devices.
The 7 series represents a new juncture for Xilinx, and the FPGA industry in general, as we bring our technology portfolio to new markets by putting a significant emphasis on lowering power consumption, said Xilinx President and CEO Moshe Gavrielov. In addition to delivering what we and our customers expect from Moore's Law in terms of capacity and performance with each new generation, we continue our focus on opening programmable logic to a broader audience by delivering design platforms targeted toward the specific needs of new users and markets.
Delivering the Industry's Lowest Power 28nm FPGAs
The new FPGA families enable developers to implement programmable solutions in a range of systems that had previously only been achievable in ASSPs or ASICs, including portable ultrasound equipment consuming less than 2 watts and automobile infotainment systems driven by 12 volts, as well as low-cost LTE baseband and femtocell base stations.
Xilinx placed an intense focus on minimizing total power by adopting a unique HKMG (high-K metal gate) process optimized for low static power consumption (see Xilinx Picks 28nm High-Performance, Low-Power Process to Accelerate Platforms for Driving the Programmable Imperative). Working with its foundry partners, Xilinx helped define the new process to achieve FPGA performance requirements, while lowering static power consumption by 50 percent compared to the alternative 28nm high-performance process. Xilinx then applied innovative architectural enhancements to lower dynamic power consumption both for logic and I/O, while also introducing intelligent clock-gating technology with the release of ISE Design Suite 12. The result is an FPGA series that provides 50 percent lower total power consumption compared to Virtex-6 and Spartan-6 FPGAs and 30 percent lower than alternative 28nm FPGA device families.
The significantly lower power consumption not only enables FPGAs to target new applications, it also allows Xilinx to deliver the most usable performance in the 28nm generation of devices. This means designers can take full advantage of up to 4.7TMACS (trillion multiply accumulates per second) in DSP performance symmetric mode (2.37TMACS in non-symmetric mode) and 2 million logic cells at clock speeds of up to 600MHz, and achieve up to 2.4Tbps high-speed connectivity all while staying within their power budgets.
New Unified Architecture Enables Scalability and Increases Productivity
All 7 series FPGAs share a unified architecture that enables customers to easily scale their designs up or down in capability to reduce cost and power or increase performance and capability, thereby reducing their investment in developing and deploying products across low-cost and high-performance families. The architecture is derived from the widely successful Virtex-series-based architecture and has been designed to simplify reuse of current Virtex-6 and Spartan-6 FPGA designs. It is also supported by the proven EasyPath(TM) FPGA cost reduction solution that further improves productivity by enabling a guaranteed 35 percent cost reduction with no incremental conversion or engineering investment.
Customers who need the lower power or increased system performance and capacity provided in the new 7 series FPGAs can begin designs in Virtex-6 and Spartan-6 FPGAs with the confidence that they can move their designs when the time is right. This unified architecture is facilitated by Xilinx's adoption of the AMBA AXI interconnect standard enabling plug-and-play IP usage to help customers improve productivity and development costs.
Integrating 6-LUT architecture and working with ARM on the AMBA specification for these devices supports IP reuse, portability, and predictability, said Andy Norton, CTO for Systems Architecture, Cloudshield Technologies, an SAIC company. A unified architecture, new paradigm-changing processor-centric devices and hierarchical-based design flows in next-gen tools, will result in increased productivity, flexibility, system-on-chip capabilities and portability from previous generation architectures.
The devices use the same logic architecture, Block RAM, clocking technology, DSP slices, and SelectIO(TM) technology and build on previous generations of devices delivered by Xilinx's patented Virtex series ASMBL(TM) block architecture. This next generation ASMBL architecture provides unprecedented flexibility and scalability that enables customers to most effectively utilize the full range of logic densities.
Introducing the New Xilinx 7 Series FPGA Families:
* Virtex-7 Family: Delivering a 2X system performance improvement at 50 percent lower power compared to Virtex-6 devices, the ultra high-end Virtex-7 family sets new industry benchmarks with 1.8X greater signal processing performance, 1.6x greater I/O bandwidth, 2X greater memory bandwidth with 2133 Mbps memory interfacing performance, and delivers the industry's largest density FPGA with 2 million logic cells, which is 2.5X greater density than any previous or existing FPGA. EasyPath-7 devices are also available for all Virtex-7 FPGAs for a guaranteed 35% cost reduction without requiring any design conversion. Virtex-7 devices enable 400G bridging and switch fabric wired communication systems that are at the heart of the global wired infrastructure, advance RADAR systems, and high-performance computer systems that require single-chip TeraMACC signal processing capabilities, as well as the logic density, performance, and I/O bandwidth required for next generation test and measurement equipment. The Virtex-7 family will include XT extended capability devices with as many as 80 transceivers supporting individual line rates up to 13.1Gbps and devices that provide up to 1.9Tbps serial bandwidth. Also, these devices offer up to 850 SelectIO pins enabling the industry's greatest number of parallel banks of 72-bit DDR3 memory interfaces supporting 2133Mbps. Future devices will also feature 28Gbps transceivers.
* Kintex-7 Family: Establishing a new category of FPGAs, the Kintex-7 family delivers Virtex-6 family performance at less than half the price for a 2x price/performance improvement while consuming 50 percent less power.