Aldec, Inc.

Address:
2260 Corporate Circle
Henderson
NV 89074
United States of America

Phone: +1 702 990 4400

Web: www.aldec.com


Aldec, Inc. articles

Displaying 1 - 12 of 12

Embedded system board accelerates development of AI

Embedded system board accelerates development of AI
  Aldec has launched the TySOM-3A-ZU19EG, to assist in the development of AI, Deep-learning Neural Network (DNN) and other applications dependent on complex algorithm acceleration in firmware.
18th March 2019

A View from Above

A View from Above
Aldec is making available yet more support for automotive design engineers with the addition of an Advanced Driver-Assistance System (ADAS) ‘Bird’s Eye View’ reference design for its TySOM-3-ZU7EV embedded development kit.
22nd October 2018

Design rule checking solution offers expanded capabilities

Design rule checking solution offers expanded capabilities
  Electronic design verification company, Aldec, has expanded the rule-checking capabilities of its ALINT-PRO tool in response to growing complexity of large-scale modern FPGA and ASIC designs. Rules new to the 2017.12 release of ALINT-PRO assure the integrity of a design’s Finite State Machines (FSMs) and help identify possible Reset Domain Crossing (RDC) issues.
19th January 2018


Aldec Releases Plot Window to Increase Productivity of Traditional Waveform-Based HDL Debugging

Aldec announces the latest release of its mixed-language advanced verification platform, Riviera-PRO 2013.02. This release includes numerous enhancements, including visual debugging tools that improve the presentation of simulation results for increased overall verification efficiency.
12th March 2013

Aldec Launches Free Online UVM Training

Aldec today unveiled Fast Track ONLINE, a convenient, online training portal that is available at no cost to the design verification community. In today’s competitive atmosphere, the ability to adopt new technology quickly and reduce design time cycles is critical.
5th February 2013

Aldec and SynthWorks deliver Randomization and Functional Coverage Capabilities to VHDL Designers with OS-VVM

Aldec, Inc., in collaboration with SynthWorks Design Inc., today announces the availability of Open Source - VHDL Verification Methodology (OS-VVM™), underscoring the partnership’s commitment to provide continued support to the VHDL design community.
10th January 2012

Aldec Delivers Prototyping Solution for Actel RTAX-S Space FPGA Designs

Aldec, Inc. has announced the availability of the RTAX-S Prototyping Board for radiation-tolerant RTAX-S FPGAs from Actel Corporation (NASDAQ:ACTL). Easing the prototyping process of space-flight systems, the new RTAX-S Prototyping Board provides the flexibility Actel's flash-based ProASIC3 FPGAs offer, allowing designers to utilize a design across multiple aerospace projects, shorten design cycles and lower project costs. Together with automatic primitive's conversion and reusability of the board, Aldec's early prototyping solution addresses challenges aerospace engineers may face during the verification process of a complex antifuse-based design.
14th May 2007

Aldec supports The MathWorks Simulink Fixed Point

Aldec has announced the release of co-simulation support for fixed-point in Simulink. Active-HDL coupled with The MathWorks Simulink provides support for fixed-point types and HDL co-simulation of black-boxes, which allows seamless integration with Simulink-based DSP tools.
10th April 2007

Aldec Supports Altera's Stratix III Devices

Aldec, Inc has announced System Verification Environment (SVE) support for Altera Corporation's new high-end Stratix III FPGA device family. SVE supports all aspects of system-level design development and verification. It includes an industry-leading common kernel HDL simulator, a set of on-line debuggers, code coverage, cross-probing tools and an industry-first integrated simulator server farm manager (SFM) for automatic verification of ultra-large system-level designs.
8th November 2006

Aldec Extends Code Coverage Analysis Offering

Aldec, Inc. has announced the addition of Expression Coverage for Verilog in the release of Riviera 2006.06. This addition significantly improves efficiency of the verification process and enables delivery of higher quality, more reliable designs.
19th July 2006

Altera's Quartus II 6.0 offers integrated HDL support for Aldec's Simulator

Aldec has announced that its simulator now has integrated HDL support from Altera's Quartus II version 6.0 development software environment. Mutual customers can now select Aldec's HDL Simulator, Active-HDLT, directly from Altera's Quartus II software version 6.0.
10th May 2006

New SFM dramatically increases network based design verification

Aldec, known for its mixed-language simulation and advanced design tools for ASIC and FPGA devices, has announced the release of Server Farm Manager (SFM). The new product dramatically increases network based design verification by automating the set-up, execution and analysis of simulation results from hundreds of computers running thousands of test cases and providing automated pass/fail results and reporting.
2nd May 2006


Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

EMO Hannover 2019
16th September 2019
Germany Hannover
European Microwave Week 2019
29th September 2019
France Porte De Versailles Paris
HETT 2019
1st October 2019
United Kingdom EXCEL, London
World Summit AI 2019
9th October 2019
Netherlands Taets Park, Amsterdam
New Scientist Live 2019
10th October 2019
United Kingdom ExCeL, London