Design

Enhancing Riviera-PRO’s VHDL and UVVM support

12th February 2020
Alex Lynn

Aldec has added features to its Riviera-PRO functional verification platform that provide further support when working with the latest version of VHDL (2018) as well as the 2019.09.02 release of the Universal VHDL Verification Methodology (UVVM).

Users interested in benefiting from the latest developments in the VHDL standard, i.e. VHDL 1076-2018, can now use Riviera-PRO 2019.10 to access newer attributes and improvements of existing implementations of VHDL-2018, like the to_string function and ‘IMAGE attribute can be applied to all composite types that are representable.

As for the 2019.09.02 release of UVVM - the open source architecture, library and methodology for creating VHDL testbenches – its updates include new config to deassert tvalid once or multiple random times in AXI-Stream BFM and the new feature to deassert tready multiple random times in AXI-Stream BFM.

“Aldec was, in November 2018, one of the first EDA companies to offer early support for VHDL standard 1076-2018, when we added extensions to Riviera-PRO,” said Sunil Sahoo, SW Product Manager. “We are also committed to keeping pace with, and frequently driving, developments in verification methodologies.

In addition, Riviera-PRO’s Register Generator has been enhanced to support FIFOs, indirect registers and arrays of registers.

Featured products

Upcoming Events

View all events
Newsletter
Latest global electronics news