DRP-accelerated image processing with MPUs

The Dynamically Reconfigurable Processor (DRP) is runtime-reconfigurable hardware that combines the flexibility and expansion capability of a software programmable CPU with the performance and efficiency of dedicated IP. 

Pairing a DRP with an Arm Cortex-A9 core and 4 MB of on-chip RAM, the Renesas RZ/A2M microprocessor enables a new, hybrid approach to image processing.

Designers can create machine vision applications that satisfy the size, power, and cost constraints of embedded systems, supported by a flexible methodology for the rapid time to market and iterative product feature enhancements required for competitive products.

For more information, watch the video below. 

Keep Up to Date with the Most Important News

By pressing the Subscribe button, you confirm that you have read and are agreeing to our Privacy Policy and Terms of Use
Previous Post

Buck-boost DC/DC converter achieves power savings

Next Post

Rack and panel connectors mix power and signal contacts