Synopsys and Samsung Electronics collaborate for flagship mobile CPU

3rd May 2024
Harry Fowle

Synopsys has announced that Samsung Electronics has achieved successful production tapeout for its high-performance mobile SoC design, including flagship CPUs and GPUs, with 300MHz higher performance using full stack AI-driven EDA suite and a broad portfolio of Synopsys IP on Samsung Foundry's latest Gate-All-Around (GAA) process technologies.

This significant achievement underscores the close collaboration between Synopsys and Samsung to deliver exceptional performance, power and area (PPA) for mutual customers, enabling a new generation of chips with generative artificial intelligence (AI) capabilities on Samsung Foundry advanced process nodes.

"Our longstanding collaboration has delivered leading-edge SoC designs. This is a remarkable milestone to successfully achieve the highest performance, power, and area on the most advanced mobile CPU cores and SoC designs in collaboration with Synopsys," said Jongpil Lee, vice president of SLSI at Samsung Electronics. "Not only have we demonstrated that AI-driven solutions can help us achieve PPA targets for even the most advanced GAA process technologies, but through our partnership we have established an ultra-high-productivity design system that is consistently delivering impressive results."

"The relentless demand for ever-better PPA and energy efficiency in high-performance mobile chips is driving the need for high-performance core-specific EDA optimisation across the full stack," said Shankar Krishnamoorthy, General Manager of the EDA Group at Synopsys. "Our extensive set of PPA-boosting capabilities targeted for CPUs and GPUs across the Synopsys AI-driven EDA suite and IP portfolio enables our mutual customers to successfully design chips with the highest quality-of-results for the most advanced Samsung GAA processes."

To achieve the stringent performance and low-power requirements for Samsung's mobile SoC design, Samsung used Synopsys' award-winning EDA suite, utilising Synopsys Fusion Compiler™ RTL-to-GDSII solution for superior PPA paired with Synopsys to further optimise design targets and maximise quality of results. High-performance core-specific techniques such as design partitioning optimisation, multi-source clock tree synthesis (MSCTS), advanced wire optimisation to minimise crosstalk and virtual-flat hierarchical solution in the Synopsys Fusion Compiler solution enabled Samsung to achieve 300MHz higher performance than alternative approaches and achieve 10% lower dynamic power, all while saving Samsung weeks of manual design effort.

Product Spotlight

Upcoming Events

View all events
Latest global electronics news
© Copyright 2024 Electronic Specifier