Multi-chip module verification and yield optimisation

This video demonstrates the multi-chip module verification and yield optimisation capabilities within NI AWR design environment.