Home News & Analysis Analysis DDR3 Register for Memory Modules Simplifies Design and Saves Power

DDR3 Register for Memory Modules Simplifies Design and Saves Power

Texas Instruments has introduced what it says is the industry’s first fully-integrated register and phase-locked loop (PLL) for DDR3 registered dual in-line memory modules (RDIMMs). This single-chip device supports high data rates of 800 mega transfers per second (MT/s) to 1,066 MT/s. The device also reduces power consumption and board space to simplify the design of next-generation DDR3 memory modules for servers and workstations.

Analysis

8 November 2006

byNews Desk

Manufactured in TI’s 130-nm process technology, the SN74SSTE32882 also integrates a high-performance, low-skew buffer with the register and low-jitter PLL. Integration of the PLL eliminates the need to tune the memory module, greatly simplifying design and board layout to accelerate
server and RDIMM manufacturers’ market entry. Customers can also enjoy improved performance and reliability with the integration of these features.

The SN74SSTE32882 28-bit 1:2 configurable registered buffer is designed for 1.5-V VDD operation for high speed and low power consumption. One device per DIMM is required to drive up to 36 SDRAM loads. The edge-controlled circuit outputs meet SSTL_15 specifications and are optimized for terminated DIMM loads. To provide maximum flexibility and support industry-standard DIMM configurations, the clock and control outputs can be programmed with differing drive strengths.

The SN74SSTE32882 fully supports parity features as defined by Joint Electron Device Engineering Council (JEDEC). This parity function improves reliability of server systems. The SN74SSTE32882 also supports spread spectrum clocking (SSC) to reduce EMI.

The SN74SSTE32882 is packaged in a 176-pin BGA with 0.65 mm ball pitch in an 11 x 20 grit. It is sampling today and will be in full production in 3Q2007.