GlobalFoundries snaps up Tagore GaN IP portfolio
TUEV-Assessed Safe Torque Off Reference Design for Industrial Drives
PSpice for TI design and simulation tool

TUEV-Assessed Safe Torque Off Reference Design for Industrial Drives

This reference design outlines a safe torque off (STO) subsystem for a 3-phase inverter with CMOS input isolated IGBT gate drivers. The STO subsystem employs a dual channel architecture (1oo2) with a hardware fault tolerance of 1 (HFT=1). 

Keep Up to Date with the Most Important News

By pressing the Subscribe button, you confirm that you have read and are agreeing to our Privacy Policy and Terms of Use
Previous Post

GlobalFoundries snaps up Tagore GaN IP portfolio

Next Post

PSpice for TI design and simulation tool