Codasip has been selected to provide a general purpose, high-end processor as part of the large-scale European supercomputing project Digital Autonomy with RISC-V in Europe (DARE).

Codasip and RED Semiconductor have signed a Memorandum of Understanding (MoU) to collaborate on developing advanced AI acceleration technologies.

Codasip has announced it has donated its newly developed Software Development Kit (SDK) for CHERI to the community-interest organisation CHERI Alliance, which makes the SDK freely available for download on GitHub.

Codasip has announced its new L730 core. Codasip L730 is a high-quality, high-performance embedded core that meets automotive safety and security needs enabling ISO/SAE 21434 and ISO 26262 compliance up to the ASIL D integrity level.

Codasip has introduced a new low-power embedded processor core, and the next generation of processor design automation toolset Codasip Studio.

Codasip, the specialist in RISC-V Custom Compute, will demonstrate CHERI memory protection and HW/SW co-optimisation at next month’s embedded world 2024 in Nuremberg, Germany.

Codasip announced a new highly configurable family of RISC-V baseline processors for unlimited innovation.

Codasip, the specialist in RISC-V Custom Compute, and Verilock, a US-based hardware security company, have entered into an agreement for Codasip to exclusively provide its ASIC customers with future-proof security technology from Verilock.

Codasip has announced that Axel Strotbek has been appointed as its new chairman of the board. 

Codasip and IAR deliver new possibilities for low-power embedded automotive applications through the award-winning Codasip L31 core and the safety-certified version of the development toolchain IAR Embedded Workbench for RISC-V.

Codasip will present technical sessions on RISC-V together with partners Menta and Siemens at next month’s embedded world 2023.

Codasip launched SecuRISC5, a Codasip initiative to provide its customers with safe and secure custom compute using highly verified reference designs combining Codasip IP and third-party technology.

Codasip announced the establishment of Codasip Labs as an innovation hub within the company.

At RISC-V Summit 2022, Codasip will present solutions for implementing safety and security in RISC-V IP. In addition, the company will demonstrate the benefits of its unique processor customisation offering. The technology will be presented as demos in booth PG2 and in conference sessions.

Codasip, the leader in processor design automation and RISC-V processor IP, has announced that it has acquired Cerberus Security Labs. The company’s IoT security IP and experienced team will enable Codasip customers to quickly embed secure solutions for RISC-V processor designs.

Codasip has joined OpenHW Group. Together with the existing OpenHW ecosystem, Codasip will contribute to the development of standards across various techniques including formal verification. Codasip will contribute supporting IP, tools, and methodologies to help the wider community benefit from its experience in the development of high-quality, standard and customised RISC-V cores.

Codasip has announced that quantum-resistant secure tools from Veridify Security Inc. are now available to support Codasip’s RISC-V processors with a secure-boot function. Veridify’s secure algorithm validates firmware as it loads onto the Codasip processor to reassure RISC-V developers that embedded systems are secure.

Dave Higham’s expertise in ISO 26262 and security drives Codasip’s custom processor opportunities.

Imperas Software and Codasip have announced that Codasip has adopted Imperas reference designs and the Imperas DV solution for Codasip IP.

Codasip has announced further enhancements to its Studio processor design toolset. Features in Studio 9.1 include an expanded bus support with full AXI for high-performance designs, as well as improved support for LLVM and improved code density.