Barco Silex FPGA Design Speeds Transactions In Atos Worldline Hardware Security Module

8th April 2013
Source: Barco
Posted By : ES Admin
Barco Silex announce that Atos Worldline uses a Barco Silex FPGA crypto platform in its ADYTON. The ADYTON, which recently received an iF product design award in addition to its red dot product design award, integrates Barco Silex’s IP to achieve RSA and ECC performance levels of over 7000 op/s in RSA CRT and FIPS 140-2 Security level 4 certification.
“We chose Barco Silex IP because it offered the highest RSA and ECC performance available, allowing us to balance high speed transaction capability with the cost benefits of an FPGA solution. We have collaborated with Barco Silex on many projects. The combination of their scalable crypto IP and excellent design services have helped make the ADYTON a market success” said Filip Demaertelaere, Product Manager, Atos Worldline.



“Achieving over 7000 op/s on an FPGA running at 250 MHz is quite an achievement and shows how powerful our crypto IP platform is,” commented Sébastien Rabou, Product Manager, Barco-Silex. “Today there is an increasing need for security in data communications systems, to handle financial transactions including mobile and online payments as well as to protect data and content. These systems must offer very high levels of protection and manage large numbers of transactions at high speed. The ADYTON shows that hardware security modules using our IP and FPGA can achieve the required performance cost-effectively.”



Barco Silex offers a broad portfolio of flexible and scalable security IP cores for symmetric and asymmetric cryptography. For Atos Worldline, Barco Silex drew on its BA414E (Public Key crypto Engine), BA413 (Hashing engine) and BA431 (True Random Number Generator). Combined with the company’s expertise in FPGA, ASIC and SoC design, this delivered an autonomous platform supporting key generation, signature verification, prime number and FIPS compliant random number generation.



The high level of flexibility and scalability of Barco Silex crypto IP enables customers to optimally balance gate count and performance by selecting appropriate core options. And the highly pipelined and optimized architectures generate the fastest and smallest solutions on the market.

You must be logged in to comment

Write a comment

No comments




Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

Ceramics Expo 2017
25th April 2017
United States of America Cleveland, Ohio
Military Space Situational Awareness 2017
26th April 2017
United Kingdom London
Machine Vision Conference & Exhibition 2017
27th April 2017
United Kingdom Milton Keynes
Security & Counter Terror Expo 2017
3rd May 2017
United Kingdom Olympia, London
ICT Spring 2017
9th May 2017
Luxembourg European Convention Centre