Aceplorer 2.3’s new features are built on top of a parameterized power models library. They allow users to set up a complex system design with any number of Intellectual Property (IP) cores and blocks, voltage clusters or clock domain distributions at a fraction of the time needed with any other methodology. The benefit is making more time available for in-depth exploration of the design space.
DAC Demonstrations
At DAC, Docea is demonstrating automatic scanning of power reduction techniques efficiencies on a design (dynamic voltage and frequency scaling (DVFS), clock gating, power gating and any combination thereof) and enabling architects to make better quality design decisions early in the process.
Docea Power’s Aceplorer interoperability with Synopsys Electronic System Level (ESL) products is being demonstrated at Synopsys’ Standards Booth. This interoperability facilitates the import of power-related information for building complex and accurate dynamic scenarios, using performance analysis conducted on virtual platforms.
When/Where
Product Demonstrations:
Monday-Wednesday, June 6-8, 2011, 9 am to 6 pm
Docea Booth #1912
Interoperability with Synopsys ESL products
Tuesday, June 7, 2011, 9 am to 12 pm,
Synopsys Standards Booth #3328
San Diego Convention Center, San Diego, CA