Synopsys reveal new advanced chip design with first-pass silicon success of IP portfolio on TSMC 3nm process

Silicon success of Synopsys IP across multiple product lines, including the most widely used protocols, delivers leading power, performance, area and latency. Synopsys' IP for the TSMC N3E node offers a fast path to TSMC N3P integration and enables chip designers to accelerate development of their AI, high-performance computing and mobile designs.  

"Synopsys provides a broad portfolio of high-quality IP that helps designers achieve their design goals and quickly integrate the necessary IP into their designs with less risk," said John Koeter, senior vice president of marketing and strategy for IP at Synopsys. "Synopsys IP for TSMC's 3nm process has been adopted by dozens of leading companies to accelerate their development time, quickly achieve silicon success and speed their time to market."

"Our longstanding collaboration with Synopsys enables our mutual customers to benefit from a broad portfolio of IP that has been proven on TSMC's advanced process technologies," said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. "The silicon success of Synopsys IP on TSMC's N3E process underscores our collective efforts to help designers address the stringent PPA and latency requirements of their SoC designs and accelerate silicon innovation for the next-generation AI, HPC and mobile applications."