Subsequent instructions will not execute until the completion of the read instruction and may impact time-sensitive operations and applications.
To learn more, click here.
Hardware latencies associated with PRU-initiated memory reads
The PRU is a scalar processor, processing each instruction sequentially. With the exception of memory read instructions, all PRU instructions execute in a single cycle. However, the execution time of PRU read instructions varies based on memory access latencies.