Design

Tanner to demonstrate multi-threaded analogue simulation with an integrated circuit and MEMS design suite running under Microsoft Vista at DATE

7th March 2007
ES Admin
0
Tanner EDA will unveil a multi-threaded version of its SPICE analogue simulator T-Spice at DATE 2007. Its suite of analogue and mixed-signal integrated circuit and MEMS design tools is designed to run under Microsoft’s new Vista operating system which spans schematic capture (S-Edit), simulation (T-Spice), layout (L-Edit) and foundry compatible design verification (HiPer Verify). The new analogue simulator will not only offer higher performance than its single-threaded counterpart but will also be able to handle larger volumes of data when running under Microsoft Vista. For example, transient simulations are an average of 40% faster on dual-CPU machine than on a machine with a single CPU.
The new tool suite will feature a 3D RF extraction tool that uses a field solver technique to calculate interconnect parasitics in three dimensions. The tool performs fast, hierarchical extraction of devices and interconnect, with 2D resistance and 3D capacitance extraction, resulting in a standard SPICE netlist. An integrated routing capability for chip assembly and analogue layout will be introduced at the show. The router works with the current Schematic Driven Layout (SDL) module of L-Edit and will include the ability to route up to 1,000 blocks of arbitrary shape.

The new router is an area router designed to automate the job of routing non-critical analogue signals or doing full chip assembly when connecting up your analogue and digital blocks. Finally, Tanner will be demonstrating its first multi-threaded simulation of the T-Spice simulation tool. This will enable T-Spice to use multiple processors when solving the large matrices during simulation, with potential time saving of up to 60 percent.

Product Spotlight

Upcoming Events

View all events
Newsletter
Latest global electronics news
© Copyright 2024 Electronic Specifier