DFM tools achieve Samsung 28nm FD-SOI/14nm/10nm qualification

27th September 2017
Alice Matthews

Cadence Design Systems has announced that its set of Design for Manufacturing (DFM) tools are now qualified on Samsung Electronics’ 28nm FD-SOI/14nm/10nm process technologies. The Cadence DFM solutions have been updated to comply with Samsung Foundry’s mandatory 28nm FD-SOI/14nm/10nm process technology requirements, enabling customers to create complex, advanced-node designs for the automotive, mobile, Internet of Things (IoT), high-performance compute (HPC) and consumer markets.

The Samsung Foundry’s process design kits (PDKs) for the 28nm FD-SOI/14nm/10nm process technologies are available for download now and incorporate the Cadence Litho Physical Analyser (LPA), Physical Verification System (PVS) and Cadence CMP Predictor (CCP). In addition to signoff quality, the Cadence DFM tools offer an integration with the VirtuosoÒ platform and the InnovusÔ Implementation System, providing designers with automated fixing capabilities and overall ease of use.

The Cadence DFM solutions provide the following capabilities that satisfy Samsung Foundry’s 28nm FD-SOI/14nm/10nm mandatory DFM requirements:

  • LPA: The Cadence LPA provides Process Hotspot Repair (PHR) for signoff and in-design hotspot detection and fixing. The LPA fixing guidelines enable optimal fixing rates, faster runtimes, and less design perturbation.
  • PVS: The Cadence PVS’s Manufacturability Analysis and Scoring (MAS) assesses the manufacturability of the design, reducing yield challenges with complex designs.
  • CCP: Using a silicon-calibrated model, the Cadence CCP simulates the CMP planarity variations, detecting foundry-specific CMP hotpots and providing fixing guidelines to reduce the systematic and parametric yield loss due to CMP variations.

“We have worked closely with Cadence to deliver a qualified DFM flow so that our joint customers can meet the mandatory foundry DFM requirements, improving manufacturability of 28nm FD-SOI, 14nm and 10nm designs,” said SD Kwon, Vice President of Logic Process Architecture at Samsung Electronics. “The signoff flow and methodology complement our foundry capabilities, enabling customers to create the highest value by winning the time-to-market race.”

“The qualification of our set of DFM tools ensures that customer designs can meet the Samsung Foundry’s DFM standards from design implementation to signoff,” said KT Moore, Vice President, Product Management in the Digital and Signoff Group at Cadence. “Through our collaboration with Samsung Foundry, customers using the Cadence flow can achieve optimal results with advanced-node designs, improving overall product quality.”

Featured products

Upcoming Events

View all events
Latest global electronics news