Design tools enable first pass silicon success

Through use of the Cadence Innovus Implementation System and the Voltus IC Power Integrity Solution, GUC achieved first-pass silicon success and meet its GHz performance target for its multi-billion gate designs.

Traditional digital implementation and signoff tools lack the capacity GUC required for their multi-billion gate designs during the implementation and signoff stages.

Alternative solutions on the market must be greatly scripted because they don’t offer a shared data model-level integration, requiring more manual work with increased design margins and limited performance.

Where the traditional tools fall short, the tightly integrated Cadence solution helped GUC meet power, performance and area (PPA) targets and deliver their large-capacity, advanced designs on time.

The Innovus Implementation System improved the GUC design team’s productivity through its efficient hierarchical partitioning flow, advanced top-level floorplanning and block implementation and closure capabilities.

The Voltus IC Power Integrity Solution enabled GUC to accurately analyse the top-level full-chip static/dynamic power, IR drop and electro-migration through its distributed processing capability using innovative extensive parallelism technology.

The seamless shared data model-level integration between the Cadence tools provides GUC with an efficient way to close signoff EM-IR issues during block implementation, reducing costly iterations and engineering change orders (ECOs).

The Cadence Innovus Implementation System and Voltus IC Power Integrity Solution are part of the broader digital implementation and signoff full flow and provide customers with a faster path to design closure.

The tools in the flow support the company’s Intelligent System Design strategy, enabling advanced-node system-on-chip (SoC) design excellence for AI and HPC applications.