Jitter Attenuator with 250MHz Reference Clock

IDT has announced the introduction of a jitter attenuator optimized for the Xilinx Virtex-4 family of FPGAs. Designed to support PCI Express (PCIe), this component is said to be the industry’s first timing device capable of attenuating or “cleaning” the jitter from a 100 MHz PCIe input clock, while translating it to a 250 MHz LVDS output.

Removing the jitter from the signal enables original equipment manufacturers using the Virtex-4 RocketIO transceivers to achieve 2.5 Gbps throughput — a critical specification for PCIe communications applications.

The ICS874003-02 is based on the industry-leading IDT FemtoClock technology, designed to cost-effectively generate reference clocks with extremely low, sub-1 picosecond RMS phase-noise to meet the stringent jitter requirements of PCIe-based communication applications.

The IDT PCI Express jitter attenuator is available in a RoHS-compliant 20-pin TSSOP package. An evaluation board is also available to aid the verification process.

Keep Up to Date with the Most Important News

By pressing the Subscribe button, you confirm that you have read and are agreeing to our Privacy Policy and Terms of Use
Previous Post

Surface-mount D-sub connectors in 9- to 37-position plug and socket variants

Next Post

ADC is designed to increase the portability of patient and industrial monitors