The space industry’s first DDR memory linear regulator

Texas Instruments has introduced the industry’s first DDR memory linear regulator for space applications. The TPS7H3301-SP is the only DDR regulator immune to single-event effects up to 65 megaelectron volts per centimetre squared (MeV-cm2), powering space-satellite payloads including SBCs, solid-state recorders and other memory applications.

Integrating two monolithic power FETs for source and sink termination and an internal voltage reference, the TPS7H3301-SP measures 0.16 square inches. This is up to 50% smaller than a switch-mode regulator DDR solution, delivering critical weight and launch cost savings.

Along with industry-leading immunity, the device withstands a total ionising dose of up to 100krad. Its stable termination power supply ensures that single-event effects do not impact read-and-write operations.

Designers can pair the TPS7H3301-SP with the TPS50601-SP buck converter to create the smallest complete power solution for DDR memory. As with TI’s entire space portfolio, designers have access to a full suite of support resources, including comprehensive radiation reports, on-demand training and SPICE models.

The TPS7H3301-SP is available now in a 16-pin dual-ceramic flat package that is Qualified Manufacturer List (QML) Class V and 100krad (silicon) Radiation Hardness Assurance (RHA) qualified (5962R1422801VXC).

The device is controlled under U.S. Department of Commerce Export Control Classification Number (ECCN) EAR99.

To see a live demonstration of the new regulator and learn about other products from TI’s leading-edge radiation-hardened portfolio, visit Booth 43 during the 2016 Institute of Electrical and Electronics Engineers (IEEE) Nuclear and Space Radiation Effects Conference (NSREC), starting today.

Keep Up to Date with the Most Important News

By pressing the Subscribe button, you confirm that you have read and are agreeing to our Privacy Policy and Terms of Use
Previous Post

New demonstration for aerospace and defence industry

Next Post

Handling high bandwidth data processing requirements