DRP-accelerated image processing with MPUs

28th August 2019
Source: Renesas
Posted By : Lanna Cooper

The Dynamically Reconfigurable Processor (DRP) is runtime-reconfigurable hardware that combines the flexibility and expansion capability of a software programmable CPU with the performance and efficiency of dedicated IP. 

Pairing a DRP with an Arm Cortex-A9 core and 4 MB of on-chip RAM, the Renesas RZ/A2M microprocessor enables a new, hybrid approach to image processing.

Designers can create machine vision applications that satisfy the size, power, and cost constraints of embedded systems, supported by a flexible methodology for the rapid time to market and iterative product feature enhancements required for competitive products.

For more information, watch the video below. 

You must be logged in to comment

Write a comment

No comments

Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

SPS IPC Drives 2019
26th November 2019
Germany Nuremberg Messe
Vietnam International Defense & Security Exhibition 2020
4th March 2020
Vietnam National Convention Center, Hanoi