Large FPGA featuring nine million system logic cells

23rd August 2019
Source: Xilinx
Posted By : Alex Lynn
Large FPGA featuring nine million system logic cells

Xilinx has announced the expansion of its 16nm Virtex UltraScale+ family to now include what is reported to be the world’s largest FPGA, the Virtex UltraScale+ VU19P. With 35 billion transistors, the VU19P provides a high logic density and I/O count on a single device, enabling emulation and prototyping of tomorrow’s most advanced ASIC and SoC technologies, as well as test, measurement, compute, networking, aerospace and defence-related applications.

The VU19P sets a new standard in FPGAs, featuring nine million system logic cells, up to 1.5 terabits per-second of DDR4 memory bandwidth and up to 4.5 terabits per-second of transceiver bandwidth, and over 2,000 user I/Os. It enables the prototyping and emulation of today’s most complex SoCs as well as the development of emerging, complex algorithms such as those used for artificial intelligence, machine learning, video processing and sensor fusion. The VU19P is 1.6X larger than its predecessor and what was previously the industry’s largest FPGA, the 20nm Virtex UltraScale 440 FPGA.

“The VU19P enables developers to accelerate hardware validation and begin software integration before their ASIC or SoC is available,” said Sumit Shah, Senior Director, Product Line Marketing and Management, Xilinx. “This is our third generation of world-record FPGAs. First was the Virtex-7 2000T, followed by the Virtex UltraScale VU440, and now the Virtex UltraScale+ VU19P. But this is more than silicon technology; we’re providing robust and proven tool flows and IP to support it.”

The VU19P is supported by an extensive set of debug, visibility tools, and IP, providing customers with a comprehensive development platform to quickly design and validate next-generation applications and technologies. 

Hardware and software co-validation allows for developers to bring up software and implement custom features before physical parts are available. Moreover, the design flow can be co-optimised by using the Xilinx Vivado Design Suite, which reduces cost and tape-out risk, and improves efficiency and time-to-market.

“Arm relies on Xilinx devices as part of our process for validating our next-generation processor IP and SoC technology,” said Tran Nguyen, Director of Design Services, Arm. “The new VU19P will further enable Arm, and many others in our ecosystem, to accelerate the design, development and validation of our most ambitious roadmap technologies.”

Downloads


You must be logged in to comment

Write a comment

No comments




Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

EMO Hannover 2019
16th September 2019
Germany Hannover
European Microwave Week 2019
29th September 2019
France Porte De Versailles Paris
HETT 2019
1st October 2019
United Kingdom EXCEL, London
World Summit AI 2019
9th October 2019
Netherlands Taets Park, Amsterdam
New Scientist Live 2019
10th October 2019
United Kingdom ExCeL, London