PCI Express 5.0 technology demoed in Santa Clara

Posted By : Mick Elliott
PCI Express 5.0 technology demoed in Santa Clara

PCI Express (PCIe) 5.0 technology has been demonstrated using the Anritsu Signal Quality Analyser-R MP1900A high-performance Bit Error Rate Tester (BERT) and Synopsys DesignWare IP for PCI Express 5.0 during the PCI-SIG Developers Conference 2019.

The demonstration showed how to generate stressed signals using the MP1900A and 5.0 compliance board and how to evaluate the receiver stressed input characteristics using 5.0 patterns.

The recently released PCIe 5.0 specification with speeds of 32GT/s requires new measuring instruments supporting 5.0 patterns and crosstalk tests.

Anritsu’s MP1900A solution with high-quality signals for PCIe 5.0 test patterns and multi-channel expandability for crosstalk tests can be expanded easily from PCIe 4.0 at 16GT/s to PCIe 5.0 at 32GT/s.

Leading the market in early PCIe 5.0 testing, the MP1900A BERT supports high-speed computer bus interfaces, such as PCI Express 5.0 and USB 3.2, as well as next-generation 400G Ethernet communications interfaces.

Synopsys DesignWare IP for PCIe consist of silicon-proven controllers, PHYs, and verification IP, which are designed to support all required features of PCIe 5.0, 4.0, 3.1, 2.1, 1.1, and PIPE specifications.

Downloads


You must be logged in to comment

Write a comment

No comments




Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

GIANT Health Event 2019
15th October 2019
United Kingdom Chelsea Football Club Stadium, London
Engineering Design Show 2019
16th October 2019
United Kingdom Ricoh Arena, Coventry
ELIV 2019
16th October 2019
Germany Bonn World Conference Center
Connected World Summit 2019
22nd October 2019
United Kingdom The Business Design Centre, London
IoT Solutions World Congress 2019
29th October 2019
Spain Barcelona