Semiconductor solutions company, Microsemi, has announced it will be participating at embedded world 2018 in Nuremberg, Germany, from 27th February to 1st March. The company has assembled a group of technical experts to showcase how the company’s solutions, including its Mi-V Embedded Ecosystem, PolarFire field programmable gate array (FPGA) family and RISC-V embedded processor, help application engineers tackle the unique challenges associated with embedded systems.
Microsemi will be hosting five presentation topics at booth 1-431 starting at 10am each day of embedded world, with a new session beginning each hour. Sessions include:
In addition, Microsemi experts will be on hand in booth 1-431 to discuss and demonstrate a number of innovative new products and solutions, including:
Microsemi’s Director of FPGA marketing, Ted Marena, will also provide two presentations at embedded world, titled, 'High-Speed Interfaces in Cost-Optimised FPGAs' and 'High Resolution Display Interfaces Leveraging Cost-Optimised FPGAs', while Tim Morin, Microsemi’s Director of marketing, will present 'Running RTOS on RISC-V' as part of the RISC-V class at embedded world.
embedded world 2018 is the world’s leading meeting place for the embedded systems community where experienced developers come to share their knowledge and help others to convert their ideas and inventions into real products. Microsemi’s PolarFire FPGA applications for industry 4.0 as well as those for the broader industrial market are suited for embedded systems professionals, with applications including factory automation, industrial Ethernet switches, video and image processing, machine vision, programmable logic controllers, portable test equipment and medical.
Microsemi will be located in hall 1, booth 431, at the Nuremberg Messe, located at Karl-Schoenleben-Strasse, 90471 in Nuremberg, Germany. Marena’s 'High-Speed Interfaces in Cost-Optimised FPGAs' presentation and 'High Resolution Display Interfaces Leveraging Cost-Optimised FPGAs' presentation, as well as Morin’s 'Running RTOS on RISC-V' presentation, will all take place in the Conference Centre NCC Ost.
Microsemi’s involvement in the conference will take place 27th February to 1st March during show hours. (27-28th February from 9am to 6pm and 1st March from 9am to 5pm).
Marena’s 'High-Speed Interfaces in Cost-Optimised FPGAs' presentation will take place from 11-11:30am on Wednesday 28th February and his 'High Resolution Display Interfaces Leveraging Cost-Optimised FPGAs' presentation will take place from 2:35-2:55pm on Thursday 1st March.
Morin’s 'Running RTOS on RISC-V' presentation will take place from 9:30-10am on Tuesday 27th February.