Ref. design for DSOs, RADAR, and 5G wireless test systems

14th September 2018
Posted By : Enaie Azambuja
Ref. design for DSOs, RADAR, and 5G wireless test systems

This high speed multi-channel data capture reference design enables optimum system performance. System designers needs to consider critical design parameters like clock jitter and skew for high speed multi-channel clock generation, which affects overall system SNR, SFDR, channel to channel skew and deterministic latency.

This reference design demonstrates multi-channel AFE and clock solution using high speed data converters with JESD204B, high speed amplifiers, high performance clocks and low noise power solutions to achieve optimum system performance


  • 3.2Gsps, 1.5GHz multi- channel high speed analog front for high performance receiver
  • < 5ps clock skew between channels
  • Multi-channel JESD204B complaint clock solution
  • Scalable platform for pin compatible ADC12DJxx00 family
  • Supports TI’s high-speed converter and capture cards (TSW14J56 / TSW14J57)

Discover more here.

You must be logged in to comment

Write a comment

No comments

Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

European Microwave Week 2018
23rd September 2018
Spain Ifema Feria De Madrid
Connected World Summit 2018
25th September 2018
United Kingdom Printworks, London
IoT Solutions World Congress 2018
16th October 2018
Spain Barcelona
Engineering Design Show 2018
17th October 2018
United Kingdom Ricoh Arena, Coventry
Maintec 2018
6th November 2018
United Kingdom NEC, Birmingham