technologies include advanced miniaturization capabilities, uniquely integrated power delivery network analysis, DDR3 design-in kit, bolstered co-design features, and flexible team-design enablement to address global designer productivity. The company also announced that the Allegro 16.5 technology will be available through product configuration that enables users to access advanced features on-demand for specific design tasks, thus optimizing total cost-of-ownership.
“Coming on the first anniversary of the announcement of the EDA360 vision, our Allegro 16.5 release strengthens the connection between Silicon, SoC and System Realization—the three key tenets of EDA360,” said John Bruggeman, senior vice president and CMO of Cadence. “We have leveraged our leadership in PCB and IC package design to drive a true end-to-end flow across all product creation disciplines, which speeds time to market while improving productivity and profitability for our customers.”
The new Allegro 16.5 features and capabilities are aimed at easing the path to co-design and analysis between engineers involved in Silicon, SoC, and System Realization, and enabling more predictable and efficient design flows that deliver higher-quality end products.
Allegro Offers a Constraint-driven Approach for System Realization
Assisting system developers, the Allegro 16.5 release provides many capabilities that enable a more productive, predictable path and closure to product creation. New in this version of Allegro is a constraint-driven flow for embedded components that employs advanced miniaturization techniques used in state-of-the-art products--such as smart phones, tablet PCs and avionics--to reach new levels of functional density. Traditionally, manual layout is used to place and route embedded components, but this is an error-prone process with multiple iterations and no design rule checking. The Allegro technology enables a simpler way to place and route these components with its constraint-driven approach. The new Allegro Power Delivery Network Analysis is seamlessly integrated with Allegro PCB Editor for comprehensive power trade-offs of fully routed PCBs.
The Allegro 16.5 embedded component capability supports advanced and traditional embedded component fabrication methods, said Christian Maudet, Team Leader Back End Workbench (ATDM) for Thales Aerospace, Space, Defense and Security. Cadence worked with us closely to understand requirements for advanced embedding techniques for PCB and IC packages, and delivered a full operational and complete approach that exceeded our expectations.”
We partnered with Cadence for the past 18 months to ensure that maximum functionality is available to our joint customers in the latest version of Allegro to support our ECP® technology, said Mark Beesley, director of Advanced Packaging ECP, AT & S. ECP is used to enable further miniaturization of electronic devices while at the same time improving electrical performance of critical signals in a cost-effective manner.
Increasing use of standards-based interfaces such as DDR4 and PCI Express 3.0 is making timing closure on PCBs extremely challenging. The new PCB Interconnect Design Planning option uses a Cadence-patented hierarchical abstraction, coupled with semi-automatic approaches, that leverages feedback from the route engine to accelerate the path to timing closure.
The new concurrent team design authoring capability of Allegro also shortens the time it takes to create design intent by leveraging the power and skill of a distributed engineering team.
New DDR3 PCB Design Kit Advances SoC Realization
Selecting and integrating SoC IP that works with package and board implementations has always been a major challenge. Starting with Allegro 16.5, Cadence will extend SoC Realization by providing package-board-aware SoC IP. With this release, a package-board-aware DDR3 SoC IP methodology kit will be available to provide a compliant and fast implementation path from silicon IP to package and board. Similar support for other protocols, such as the recently announced DDR4 memory standard, will come in the future, according to Cadence.
Allegro Links to Encounter, Virtuoso to Extend Silicon Realization Capabilities
Allegro technology is built upon a unique silicon-package-board co-design approach, with direct bi-directional integration with flows from the Cadence Encounter Digital Implementation System and Virtuoso custom analog products lines, including low-power, mixed-signal, gigahertz, RF, and SiP/3D-IC flows. Allegro products provide a scalable PCB and IC package design solution that leverages a constraint- and rules- driven methodology, from logical design authoring through physical implementation to signal and power integrity analysis and signoff.
Extending Silicon Realization, the new system-in-package (SiP) distributed co-design capability works with Encounter Digital Implementation System and Virtuoso custom analog technology to enable cross geographic, company and team design, reducing time to package-optimized chip tapeout.
New Allegro Configuration Enables ‘On-Demand’ Access
The new Allegro configuration—base plus options—lets design teams create an environment that meets their specific needs, without paying for extra capabilities they don’t want and won’t use. The options provide cost-effective, scalable solutions for complex PCB and IC packaging designs.