Lattice Reference Design Enables Image Signal Processors (ISP) To Interface With Aptina HiSPi CMOS Sensors

Posted By : ES Admin
Lattice Reference Design Enables Image Signal Processors (ISP) To  Interface With Aptina HiSPi CMOS Sensors
Lattice Semiconductor announced full support for Aptina’s High-Speed Serial Pixel Interface (HiSPi) using LatticeXP2TM FPGAs. The LatticeXP2 HiSPi bridge reference design allows any Image Signal Processor (ISP) with a traditional CMOS parallel bus to interface with an Aptina HiSPi CMOS sensor.
This HiSPi bridge solution is ideal for security cameras, automotive applications, high end consumer cameras and other camera applications where the use of higher resolution and higher frame rate CMOS sensors is desirable.

“This is the second successful project we have worked on with Lattice, after the well-received HDR-60 video camera development kit using an Aptina MT9M024 sensor. We are pleased to be working with Lattice again. This new LatticeXP2 FPGA-based HiSPi bridge chip is very useful to customers who want to adopt Aptina’s high resolution, high performance image sensors,” said Cliff Cheng, Aptina Senior Segment/Business Development Manager.

The free HiSPi bridge reference design supports all modes of the Aptina HiSPi specification and is available at Users can download any of the common HiSPi interface designs, or use the HiSPi configuration tool to generate a specific HiSPi bridge for their needs. The LatticeXP2 FPGA supports from one to four HiSPi data lanes up to 700Mpbs. HiSPi formats of Packetized-SP, Streaming-SP, Streaming-S or ActiveStart-SP8 are supported. The HiSPi bridge is also designed to provide support for sensors in linear or HDR mode. The parallel bus interface to the ISP is configurable from 10 to16 bits and the voltage level can be set from 1.8 to 3.3v.

“We believe customers will find this a compelling design solution because the LatticeXP2 FPGA is a non-volatile, single chip, low power device available in a small 8mm x 8mm package and offered in commercial, industrial and AECQ-100 Qualified automotive temperature grades,” said Ted Marena, Director of Business Development for Lattice. “This sensor bridge further demonstrates Lattice’s commitment to partner with CMOS sensor and ISP vendors in camera, imaging and video applications.”

You must be logged in to comment

Write a comment

No comments

Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

EMO Hannover 2019
16th September 2019
Germany Hannover
European Microwave Week 2019
29th September 2019
France Porte De Versailles Paris
HETT 2019
1st October 2019
United Kingdom EXCEL, London
World Summit AI 2019
9th October 2019
Netherlands Taets Park, Amsterdam
New Scientist Live 2019
10th October 2019
United Kingdom ExCeL, London