Helping to reduce design time

3rd March 2016
Posted By : Joe Bush
Helping to reduce design time

A mixed signal low power flow from Cadence Design Systems has been employed by Silicon Labs to reduce overall design time, significantly speeding time to market. Silicon Labs adopted the flow for its new Blue Gecko family of wireless system-on-chip (SoC) devices that provide ultra-low power Bluetooth Smart connectivity for Internet of Things (IoT) applications.

For design, Silicon Labs used the Cadence mixed signal, low power flow based on the unified OpenAccess (OA) enabled Incremental Technology Database (ITDB) to seamlessly interoperate between the Cadence Virtuoso analogue platform and the Cadence digital implementation suite of tools.

For mixed signal verification, Silicon Labs adopted the Cadence Spectre Multi-Mode Simulation (MMSIM) solution, which improved productivity by up to 3X, helped reduce power consumption and extended the connectivity range of the Blue Gecko SoCs with high performance. The mixed mode, full chip functional simulation enabled by Incisive Enterprise Simulator with its DMS Option accelerated Silicon Labs’ design verification by up to 10X, compared to transistor or device level simulation options.

You must be logged in to comment

Write a comment

No comments

Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

Building IoT products for smart healthcare market
8th February 2018
United Kingdom Cocoon Networks, London
Smart Mobility Executive Forum
12th February 2018
Germany Berlin
Medical Japan 2018
21st February 2018
Japan INTEX Osaka
Mobile World Congress 2018
26th February 2018
Spain Barcelona
embedded world 2018
27th February 2018
Germany Nuremberg