Dev tools support high-performance RISC-V cores

24th November 2017
Posted By : Alice Matthews
Dev tools support high-performance RISC-V cores

Manufacturer of microprocessor development tools, Lauterbach, and SiFive, the first fabless provider of customised, open-source-enabled semiconductors, have announced the availability of Lauterbach’s TRACE32 toolset to provide debug capabilities for SiFive’s E31 and E51 RISC-V Core IP, based on the free and open RISC-V ISA. Lauterbach support for SiFive cores is the latest addition to the growing ecosystem of development tools to become available for RISC-V based silicon 

Founded by the inventors of RISC-V, SiFive IP addresses the need to combat the rapidly increasing cost of designing and manufacturing new chip architectures, and fulfils the company’s mission of democratising access to custom silicon. Since its launch, SiFive IP has become the de facto leader for RISC-V cores, with more public customers and working silicon in the market than any other RISC-V vendor. 

“The addition of Lauterbach’s TRACE32 toolset to the SiFive arsenal is a milestone in the continued development of the RISC-V ecosystem,” said Yunsup Lee, Co-founder and CTO, SiFive. “We have worked closely with Lauterbach to ensure that its TRACE32 toolset provides the highest level of support for the RISC-V debug specification. We look forward to our continued collaboration with Lauterbach to bring additional world-class tools for developers working with SiFive IP.” 

TRACE32 supports all the major families of microprocessor cores, covering products from more than 75 silicon companies. The quality and capability of Lauterbach tools enable engineering teams to develop robust code whilst minimising development time lost to debugging.

Lauterbach TRACE32 provides multicore debugging on individual hardware threads of SiFive cores, enabling debugging right from the reset vector, which analyses startup codes and other key functions. Lauterbach also provides high-level and assembler debugging for a variety of standard ISA extensions, such as compressed instructions and floating point. It also fully supports the JTAG Debug Transport Module (DTM) in all SiFive chips, and has planned support for other debug interfaces such as USB. 

“We’ve seen a growing interest in RISC-V across the industry, and we are pleased to extend our leading toolset to this segment of the market,” said Stephan Lauterbach, General Manager of Lauterbach. “The availability of TRACE32 debugging tools will help build on the initial success of RISC-V and continue its adoption in a wide array of deployments.” 

Rick O’Connor, Chairman of the RISC-V Foundation, said: “The addition of Lauterbach’s world-class solutions to the RISC-V toolset is a testament to the market potential of this new approach to silicon design. Continued collaboration between SiFive and Lauterbach will ensure seamless interoperability between RISC-V hardware and TRACE32.”

Downloads


You must be logged in to comment

Write a comment

No comments




Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

Building IoT products for smart healthcare market
8th February 2018
United Kingdom Cocoon Networks, London
Smart Mobility Executive Forum
12th February 2018
Germany Berlin
Medical Japan 2018
21st February 2018
Japan INTEX Osaka
Mobile World Congress 2018
26th February 2018
Spain Barcelona
embedded world 2018
27th February 2018
Germany Nuremberg