GL Announces Asynchronous Transfer Mode (ATM) BER Testing for T1 E1

19th January 2011
Posted By : ES Admin
GL Announces Asynchronous Transfer Mode (ATM)  BER Testing for T1 E1
GL Communications Inc. announced today the release of its ATM BERT Software for T1 E1 - this software permits BER testing over ATM switching and transmission systems using our various T1 E1 platforms. Addressing a press conference, Mr. Jagdish Vadalia, Senior Manager at GL said, “Asynchronous Transfer Mode, or ATM is a form of transmission and switching that is commonly used on DSL (Digital Subscriber Lines), fiber optic lines, and 3G mobile infrastructure.
Transmission systems could be any digital facility including: T1, E1, DSL, T3, E3, OC3, STM1, OC12, STM4, and other higher rates. ATM is based on segmenting all information regardless of type (voice, data, picture, or video) into “cells” of length 48 bytes plus 5 overhead bytes (53 total). At the receiving end the reassembly of these cells puts the information back to its original state. To handle all information types many higher layer protocols have been developed called ATM Adaptation Layers or AALs”.



He added, “GL has various tools for the analysis and test of ATM. For example: ATM Analyzer, Inverse Multiplexing over ATM (IMA) Analyzer, T3 E3 ATM Analyzer, OC3 STM1 OC12 STM4 ATM Analyzer and many others. A recently added application is ATM BERT for T1 E1.



Mr. Vadalia explained, “In the above figure, there is an implicit end to end connection between the endpoints. ATM is inherently connection oriented, therefore any traffic that relies on connections is easily accommodated (adapted), i.e. voice, modem, and fax. Traffic that is inherently connectionless must be adapted, thus the necessity of higher ATM Adaptation Layers, or AAL. To test an end to end ATM derived virtual circuit, one can use GL’s ATM T1 E1 BERT software with any of GL’s T1 E1 platforms”.



He continued, “The ATM BERT application transmits a BERT pattern using the simplest ATM Adaptation Layer, i.e. AAL0. The BERT pattern is inserted in its entirety into the 48 byte payload of the cell. It allows an ATM virtual circuit to be tested by sourcing test traffic and verifying at the receive end. Other features are: Bit Error Insertion, Looping back incoming traffic (using T1 E1 Loopback), and configuring ATM headers for UNI & NNI interfaces. The application is capable of generating various Pseudo Random Bit Sequence (PRBS) patterns, all ones, all zeroes, alternate ones & zeroes, 1:1, 1:7, and user-defined bit patterns. In addition, single bit error insertion, auto error insert rate from 10-2 to 10-9, invert & non-invert selections, and scrambling options (according to ITU-T G.804) are provided”.

Important features:



* User-defined header configuration supported

* User-defined traffic rate to the accuracy of 1% of total bandwidth

* Supports different PRBS patterns, All one’s, All zero’s, alternate 1’s and 0’s, 1:1, 1:7, and User -defined pattern. User defined pattern length can be 2 to 32 bits in length

* Supports inverting payload data, and scrambling. Scrambling is according to ITU-T G.804

* Supports single bit error insertion, and error rate insertion.

* Provides detailed statistics such as Rx/Tx cell count, total cell count, rejected cell count, pass cell count, idle cell count, cell rate, and HEC error count

* Provides throughput details, error, and alarm LEDs for easy analysis

* Tx and Rx settings for multiple ports can be independently controlled or coupled

* Capable to save and load the configuration settings



Brief Description of T1 E1 ATM BERT Features:

ATM Header Configuration







The GUI provides configuration of ATM header fields such as GFC (Generic Flow Control), VPI (Virtual Path Identifier), VCI (Virtual Channel Identifier), PT (Payload Type), and CLP (Cell Loss Priority). ATM header fields for UNI will have GFC (Generic Flow Control) enabled, while for NNI interface GFC field is disabled.

Selecting BERT Patterns (Payload)







Payload at the Tx configuration allows user to select specific Bit Error Rate test pattern for transmission. T1E1 ATM BERT support various BERT patterns; QRSS, 29-1, 211-1, 215-1, 220-1, 223-1, all ones, all zeros, 1:1, 1:7, alternate 1s and 0s, and user-defined pattern from 3 to 32 bits length. While at Rx configuration these patterns are used to verify the incoming BERT pattern. Pattern Sync is achieved only if BERT pattern matches configuration options, configurable header lengths and header information.

Traffic Rate



The Traffic Rate option supports Bandwidth Rate defined as:



* Percent with range starting from 1 to 100% of current bandwidth

* Cell Ratio, where users can set the amount of ATM traffic cells and idle cells



Impairments







ATM BERT allows users to insert single bit error or a random error rate from 10-2 to 10-9 into the outgoing (TX) BERT cell stream.

Results

BERT Results are displayed in 2 ways – BERT Results with LEDs and Statistics. LEDs give users a quick way of viewing the test status. The three Status LEDs reflect current as well as history status. These LEDs indicate the Traffic status (whether traffic is being received or not), Pat Sync status (In Sync or Sync Loss) and Bit Error Status (whether bit errors are present).

You must be logged in to comment

Write a comment

No comments




Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

EVS32
19th May 2019
France EUREXPO LYON
Sensor+Test 2019
25th June 2019
Germany Nürnberg Messe
DSEI 2019
10th September 2019
United Kingdom EXCEL, London
European Microwave Week 2019
29th September 2019
France Porte De Versailles Paris
Engineering Design Show 2019
16th October 2019
United Kingdom Ricoh Arena, Coventry