LeCroy introduces first oscilloscope-based decode solution for PCI Express 2.0 and 3.0

6th November 2009
Posted By : ES Admin
LeCroy introduces first oscilloscope-based decode solution for PCI Express 2.0 and 3.0
LeCroy Corporation’s PCI Express Decode Annotation for LeCroy oscilloscopes provides new capability for hardware and system engineers to simultaneously understand the physical layer and protocol behavior of high-speed PCI Express serial data signals. The new capability provides a link layer protocol decode for up to four PCI Express signals annotated on the oscilloscope physical layer waveform. It is the first and only oscilloscope-based decode solution for the widely adopted PCI Express Gen 2.0 and the emerging PCI Express Gen 3.0 standards. Combined with LeCroy’s 8b/10b decode annotation tool (a separate option), simultaneous symbol/primitive and protocol level understanding can be achieved. For faster time to insight, all the standard math, measure, cursor, zoom, and other analysis tools available in the oscilloscope may be used concurrently.
The new PCI Express Decode Annotation capability has widespread application for all versions of PCI Express. It is especially helpful for the emerging PCI Express Gen 3.0 standard, where new silicon physical layer (PHY) links are beginning to be validated before the standard has been finalized. In the early PHY validation stages, the physical layer signals may not exhibit the desired signal fidelity, and a significant amount of physical layer debug must often occur before a specialized protocol analyzer can be used. In addition, it can be difficult to time correlate protocol analyzer and oscilloscope captures; therefore, interpretation of the information from the two different tools could be more time consuming and more error prone. By providing the decoded information as an annotation on the physical layer waveform within the oscilloscope, the protocol and physical layer information is synchronized, and permits easy scrolling and review of the captured data, as is often necessary. Thus, interpretation is easier, faster, and more reliable in the early PHY validation stage.

PCI Express Gen 1.x, Gen 2.0 present their own challenges. Interoperability issues detected at a compliance workshop may be difficult to debug independently with either a protocol analyzer or physical layer compliance test because the problem is often due to correlated physical layer/protocol transmission problems. By showing the link layer protocol decode and the physical layer waveform simultaneously on the oscilloscope, debug time can be dramatically decreased. PCI Express Gen 1.x, widely available in embedded microcontrollers, is used by a wide pool of hardware and systems engineers who may not be familiar with PCI Express. By providing a link layer decode annotation on the oscilloscope, it becomes easier for these engineers to implement this standard in their design, and also assess the relationship between the PCI Express traffic and control lines or other signals in their embedded control system.

The initial data rate for decoding may be set to the common 2.5, 5, or 8 GT/s, PCI Express Gen 2.0 and Gen 3.0 begin handshaking at lower bit rates, and once the link is established, increase to their maximum data rate. The decode algorithm recognizes the different bit rates and decodes appropriately, and supports modes with and without scrambling enabled.

You must be logged in to comment

Write a comment

No comments




Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

POWER & ENERGY 2017
22nd November 2017
Rwanda Kigali
SPS IPC Drives 2017
28th November 2017
Germany Nuremberg
Cyber Security - Oil, Gas, Power 2017
29th November 2017
United Kingdom London
AI Tech World
29th November 2017
United Kingdom Olymipa, London
Maker Faire 2017
1st December 2017
Italy Rome