FPGAs

Displaying 261 - 270 of 276

Lattice Announces First Low Cost FPGA with Serial RapidIO 2.1 Support

Lattice Semiconductor and Praesum Communications today announced the availability of the Serial RapidIO 2.1 endpoint soft IP core for the LatticeECP3 FPGA family. The core supports 1x, 2x and 4x lane configurations at up to 3.125Gbps lane speeds, offering the lowest cost, lowest power programmable SRIO solution in the industry. Lattice also announced that it has licensed this IP core from Praesum and has full rights to use and sub-license the Serial RapidIO IP core.
24th November 2009

Lattice - Production Release of Highest Density LatticeECP3 FPGA

Lattice Semiconductor today announced that the LatticeECP3-150 FPGA, the highest-density device in its award-winning high-value, low-power ECP3 mid-range FPGA family, has been fully qualified and released to volume production.
17th November 2009

Xilinx Improves Transceiver Simulation Time 100x With Release of Industry's First IBIS-AMI FPGA Transceiver Models

Xilinx, Inc. today announced the availability of the industry's first IBIS-AMI models for FPGA transceivers. Xilinx is the first FPGA provider and among the first silicon vendors to release IBIS-AMI models for its transceiver technology that will enable designers to reduce simulation time from hours to minutes. Xilinx and Signal Integrity Software, Inc. (SiSoft) will hold a free webinar on Thursday, Nov. 12 to outline the advantages of using IBIS-AMI models for transceiver simulation.
13th November 2009


Xilinx FPGAs Enable TeamCast Digital TV and Mobile TV Modules for Professional Broadcast Systems

At IBC2009, Xilinx, Inc. announced the integration of Xilinx field programmable gate arrays in the latest digital TV and mobile TV modules from TeamCast, a world leader in mobile TV and DTV transmission technology innovations. TeamCast credits the full range of high capacity and cost-effective Xilinx device options, combined with the ability to embed processing and programmable logic in a single FPGA, as key factors in providing the flexibility and price-performance required to succeed in the professional broadcast market.
25th September 2009

Lattice - FPGA Delivers Value for Wireless and Wireline Applications

Lattice Semiconductor Corporation today announced that samples of the LatticeECP3-150 FPGA, the highest-density device in its high-value, low-power ECP3 mid-range FPGA family, are now generally available. Samples have already been shipping to select customers since July of this year.
1st September 2009

High-Performance Low-Cost Transceiver FPGAs for 3-Gbps Applications from Altera

High-Performance Low-Cost Transceiver FPGAs for 3-Gbps Applications from Altera
Altera has announced it has started shipping Arria II GX devices, its third family of 40-nm FPGAs. The Arria II GX family with integrated transceivers joins Stratix IV GX and Stratix IV GT FPGAs and HardCopyIV GX ASICs to extend the industry' broadest portfolio of transceiver FPGA and ASIC solutions.
19th May 2009

Altera Claims Highest Density Transceiver FPGAs

Altera has announced silicon availability of the industry’s highest density transceiver FPGA. As the second member of the Altera Stratix IV GX FPGA family to ship, the EP4SGX530 is 60 percent larger than the largest transceiver FPGA on the market. The device offers 530K logic elements (LEs), up to 48 transceivers operating at up to 8.5 Gbps, 20.3 Mbits of RAM and 1,040 embedded multipliers. Stratix IV GX devices target numerous applications in the communications, broadcast, test, medical and military markets.
18th March 2009

CSSP platform provides flexible upgrade path for smartphones

CSSP platform provides flexible upgrade path for smartphones
The recent addition of high-speed UARTs to the library of functions for QuickLogic's low-power, configurable Customer Specific Standard Product (CSSP) logic platforms for consumer electronics, is providing a versatile upgrade path for smartphone developers. It offers a power-efficient single-chip solution to expand the interfacing capability of a mobile application processor to support high-datarate Bluetooth, as well as the integration of further high-desirability peripherals such as GPS.
7th July 2008

High Temperature Logic Family from CISSOID

High Temperature Logic Family from CISSOID
CISSOID has announced its CHT-74 Logic Family for extreme temperatures. The products are optimized for High-Temperature, High Reliability applications. They bring digital functions to system designers targeting high temperature electronics, even beyond 200°C.
3rd July 2008

Level Shifting Hot Swap Buffers Improve I2C & SMBus Standards

Level Shifting Hot Swap Buffers Improve I2C & SMBus Standards
Linear Technology has expanded its I2C and SMBus Bus Buffer and Rise Time Accelerator family with the introduction of the LTC4308 and LTC4309. As the number of plug-in boards continues to increase, additive capacitances begin to critically lengthen rise times. Breaking the bus into several pieces with bus buffers alleviates this problem, but if the buffer offsets are too large, logic low voltage specifications may be violated.
7th March 2008


FPGAs documents


Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

POWER & ENERGY 2017
22nd November 2017
Rwanda Kigali
SPS IPC Drives 2017
28th November 2017
Germany Nuremberg
Cyber Security - Oil, Gas, Power 2017
29th November 2017
United Kingdom London
AI Tech World
29th November 2017
United Kingdom Olymipa, London
Maker Faire 2017
1st December 2017
Italy Rome