Massively parallel verification system reduces DRC signoff

Posted By : Alice Matthews
Massively parallel verification system reduces DRC signoff

A massively parallel, cloud-ready physical verification signoff solution has been announced by Cadence Design Systems. The Pegasus Verification System enables engineers to deliver advanced-node ICs to market faster. The new solution is part of the full-flow Cadence digital design and signoff suite and provides up to ten times faster Design Rule Check (DRC) performance on hundreds of CPUs while also reducing turnaround time from days to hours versus the previous generation Cadence solution.

Early adopters are already using the Pegasus Verification System for large-scale designs, across storage, high-performance computing, cloud, server and mobile applications. The solution offers customers the following benefits:

  • Massively parallel architecture: The solution incorporates a massively parallel architecture that provides high speed and capacity, enabling designers to easily run on hundreds of CPUs to speed up tapeout times.
  • Reduced full-chip physical verification runtimes: The solution’s gigascale processing offers near-linear scalability that has been demonstrated on up to 960 CPUs, allowing customers to dramatically reduce DRC signoff runtimes.
  • Low transition cost: Using existing foundry-certified rule decks, customers achieve 100% accurate results with a minimal learning curve.
  • Flexible cloud ready platform: The solution offers native cloud support that provides an elastic and flexible compute environment for customers facing aggressive time-to-market deadlines.
  • Efficient use of CPU resources: The solution’s data flow architecture enables customers to optimise CPU usage, regardless of machine configurations and physical location, providing maximum flexibility to run on a wide range of hardware, achieving the fastest DRC signoff.
  • Native compatibility with Cadence digital and custom design flows: The Pegasus Verification System integrates seamlessly with the Virtuoso custom design platform, delivering instantaneous DRC signoff checks to guide designers to a correct-by-construction flow that improves layout productivity. An integration with the Innovus Implementation System enables customers to run the Pegasus Verification System during multiple stages of the flow for a wide range of checks—signoff DRC and multi-patterning decomposition, colour-balancing to improve yield, timing-aware metal fill to reduce timing closure iterations, incremental DRC and metal fill during Engineering Change Orders (ECOs) that improve turnaround time, and full-chip DRC.

Texas Instruments (TI), an early Cadence Pegasus Verification System customer, was able to successfully scale the new solution with significant improvements. The Pegasus Verification System’s native cloud processing capabilities delivered improved turnaround times when compared with TI’s incumbent solution.

Additionally, Scott Barrick, Senior Manager of advanced engineering services at Microsemi, said: “As technology nodes advance, Microsemi is leveraging the Cadence Pegasus Verification System to shorten our time to tapeout. Its near-linear scalability can enable us to scale full-chip DRC runs to hundreds of CPUs for short periods and achieve up to ten times the speedup when compared with the previous-generation Cadence solution. The next-gen solution offers native cloud support and gigascale processing, giving us the flexibility to add hundreds of CPUs for peak usage during tapeout while achieving our desired runtime.”

“Engineers have experienced increasing DRC complexity at advanced nodes, and current DRC solutions can’t support the turnaround requirements needed to ensure that design schedules are met,” said Dr. Anirudh Devgan, Executive Vice President and General Manager of the Digital & Signoff Group and the System & Verification Group at Cadence. “The Pegasus Verification System’s innovative architecture and native cloud-ready processing provides an elastic and flexible computing environment, which can enable our customers to complete full-chip signoff DRC on advanced-node designs in a matter of hours, speeding time to market.”

The new Pegasus Verification System continues to extend the organic innovation within the Cadence digital design and signoff suite. The suite includes a comprehensive full flow from synthesis through implementation and signoff, offering what it claims to be the fastest path to achieve Power, Performance and Area (PPA) targets across a wide variety of applications and vertical segments. The addition of the Pegasus Verification System to the full-flow suite also supports the company’s broader System Design Enablement (SDE) strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently.

Downloads


You must be logged in to comment

Write a comment

No comments




Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

EPE 2017 ECCE Europe
11th September 2017
Poland Warsaw
DSEI 2017
12th September 2017
United Kingdom ExCeL, London
RWM 2017
12th September 2017
United Kingdom NEC, Birmingham
Productronica India 2017
14th September 2017
India Pragati Maidan, New Delhi
Industry of Things World 2017
18th September 2017
Germany Berlin Congress Center