Hitachi adopts Cadence AMS model-based methodology
Cadence Design Systems has announced that Hitachi has adopted a Cadence Analog Mixed-Signal (AMS) model-based methodology and tools to shorten the verification cycle for one of its largest mixed-signal design projects. By upgrading its previous transistor-level methodology to a model-based methodology, Hitachi successfully accelerated mixed-signal verification for this project by 160X and reduced full-chip simulation time to 30 minutes.
The results were achieved by comparing the transistor-level and the model-based methodology on the same four CPUs. The significant reduction in the verification cycle time provided Hitachi with the ability to meet time-to-market goals for designs that integrate both analog and digital functions.
With its previous transistor-level methodology, Hitachi predominantly relied on block-level verification followed by tuning analog-digital interfaces to ensure full-chip functionality, which typically required multiple, costly iterations. By using a Verilog-AMS real number modeling and simulation flow supported by a full set of Cadence tools—Virtuoso Analog Design Environment (ADE), Spectre Accelerated Parallel Simulator (APS), Spectre eXtensive Partitioning Simulator (XPS), Virtuoso AMS Designer and Incisive Enterprise Simulator—Hitachi reduced iterations and met its accuracy requirements, ultimately speeding time to market.
Product Spotlight
APV1111GVY
Panasonic
Panasonic PhotoMOS® Photovoltaic MOSFET High-Power Drivers
| SKU: | |
|---|---|
| Stock: | 3490 |
| Cost: | $3.95 |
