Helping to reduce design time

3rd March 2016
Posted By : Joe Bush
Helping to reduce design time

A mixed signal low power flow from Cadence Design Systems has been employed by Silicon Labs to reduce overall design time, significantly speeding time to market. Silicon Labs adopted the flow for its new Blue Gecko family of wireless system-on-chip (SoC) devices that provide ultra-low power Bluetooth Smart connectivity for Internet of Things (IoT) applications.

For design, Silicon Labs used the Cadence mixed signal, low power flow based on the unified OpenAccess (OA) enabled Incremental Technology Database (ITDB) to seamlessly interoperate between the Cadence Virtuoso analogue platform and the Cadence digital implementation suite of tools.

For mixed signal verification, Silicon Labs adopted the Cadence Spectre Multi-Mode Simulation (MMSIM) solution, which improved productivity by up to 3X, helped reduce power consumption and extended the connectivity range of the Blue Gecko SoCs with high performance. The mixed mode, full chip functional simulation enabled by Incisive Enterprise Simulator with its DMS Option accelerated Silicon Labs’ design verification by up to 10X, compared to transistor or device level simulation options.

You must be logged in to comment

Write a comment

No comments

Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

22nd November 2017
Rwanda Kigali
SPS IPC Drives 2017
28th November 2017
Germany Nuremberg
Cyber Security - Oil, Gas, Power 2017
29th November 2017
United Kingdom London
AI Tech World
29th November 2017
United Kingdom Olymipa, London
Maker Faire 2017
1st December 2017
Italy Rome