Design

Displaying 1 - 4341 of 4341

28nm IP leadership extended with latest UMC 28HPC POPs

ARM has announced the immediate availability of the ARM Artisan physical IP platform and ARM POP IP for United Microelectronics Corporation’s UMC 28HPCU, an enhanced 28nm process technology. This extends ARM’s 28nm IP leadership, giving the ARM ecosystem the broadest availability for 28nm foundation IP across all of the major foundries.
8th February 2016

10Gbps USB 3.1 IP first to pass USB-IF Certification

Synopsys has announced that it is the first to achieve SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) IP certification from the USB Implementers Forum (USB-IF). To attain certification, the Synopsys DesignWare USB 3.1 Controllers and PHYs passed all of the USB-IF protocol, electrical and interoperability tests for SuperSpeed USB 10 Gbps (USB 3.1 Gen 2), SuperSpeed USB (USB 3.1 Gen 1) and Hi-Speed USB (USB 2.0, 480 Mbps).
5th February 2016

Sensor development kit is Bluetooth enabled

Sensor development kit is Bluetooth enabled
The SHT31 Smart Gadget development kit from Sensirion is now being shipped by Mouser Electronics. The Smart Gadget is a reference design circuit board and development kit that demonstrates the performance and ease-of-use of Sensirion’s SHT3x series humidity and temperature sensors.
4th February 2016


eXtremeDB 7.0 DBMS adds powerful features

Phaedrus Systems is pleased to announce that McObject has released eXtremeDB 7.0, an upgrade to its embedded Database Management System (DBMS) product family for the IoT. eXtremeDB was an early IoT enabling technology and its usage has grown with today’s explosion in smart, connected electronics.
4th February 2016

Reference flow achieves reduction in area and turnaround time

Cadence Design Systems has delivered a complete digital and sign-off reference flow for Imagination Technologies’ PowerVR Series7 graphics processing units (GPUs). 
4th February 2016

Solution delivers up to three times reduction in SoC test time

Cadence Design Systems' Modus Test Solution enables design engineers to achieve up to a three times reduction in test time, thereby reducing production test cost and increasing silicon profit margins. This next-gen solution incorporates patent-pending, physically aware 2D Elastic Compression architecture that enables compression ratios beyond 400 times without impacting design size or routing.
3rd February 2016

Paragon Software releases major update to Camptune X 10.10

Paragon Software Group (PSG) announces the release of a major update to Paragon Camptune X 10.10, the system utility for easy and fast redistribution of disk space on OS X systems. The updated version comes with a redesigned user interface and allows owners of the free edition to also work with Boot Camp.
3rd February 2016

Industry's first SAS 24G VIP for enterprise storage systems

Synopsys announces what is claimed to as the industry's first VIP to support the SAS (Serial-attached SCSI) 24G standard, making it the first VIP product line to support all SAS interface speed configurations. With increasing demands for the storage, backup and transmission of data, enterprise storage systems are challenged to rapidly transmit data across devices. Synopsys VC VIP for SAS delivers a comprehensive VIP solution, enabling SoC teams to accelerate verification closure.
2nd February 2016

Development tool set supports wide range of ARM MPUs

Development tool set supports wide range of ARM MPUs
A new TASKING development toolset from Altium which allows engineers to build sophisticated systems adding and configuring services like TCP/IP, web servers within minimal effort is available from element14. The toolset supports a wide range of ARM microprocessors from various semiconductor manufacturers.
29th January 2016

Design software update enables data security demo

Design software update enables data security demo
Design software on the SmartFusion2 KickStart Development Kit has been updated by Avnet to offer a data security demonstration. The kit, sold exclusively through Avnet, is an entry-level development platform designed to facilitate rapid prototyping using Microsemi’s SmartFusion2 system-on-chip (SoC) field programmable gate arrays (FPGAs).
28th January 2016


Design documents


Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

 

WEBENCH® Designer