UEI - IRIG-B Timing Generation and Synchronization Interfaces

18th February 2011
Posted By : ES Admin
United Electronic Industries (UEI) announced the release of the DNA- and DNR-IRIG-650 Timing Generation and Synchronization Boards. These boards are general purpose IRIG-B timing interfaces for systems designed around UEI’s popular PowerDNA Cubes and RACKtangle Chassis. The boards may be used to capture IRIG-B timing data when the IOM is slaved to an external master timing device and may also be configured as a master time keeper for the entire system. Accuracy is 1 PPM with stability of 1PPM per year over a temperature range of 0 to 50°C.
/> The IRIG-650 boards provide inputs for standard analog, modulated IRIG-B signals as well as non-modulated DC inputs. The boards also allow a user to use an external 10MHz master clock and/or a 1 PPS synchronization pulse. A generic digital input may be used to capture event timing directly. When used in systems with multiple Cubes or RACKs, synchronization can be provided either by multiple IRIG-650s (one per chassis) or by using a single IRIG-650 and the UEI standard multi-layer sync interface.

The IRIG-650 can be directly connected to UEI’s GPS interface board, providing power to the GPS unit and a 1PPS UTC sync pulse. A convenient multi-cable assembly that provides 4 BNC-terminated cables (IRIG IN, IRIG OUT, GPS IN, GPS OUT) and a 15-pin DB-15 connector in a single assembly for various IRIG, clock, and trigger signals is available as an option.

The DNA version of the board is designed for mounting in any of UEI’s popular 3- or 6-slot PowerDNA UEIPAC, UEISIM, and UEIModbus “Cubes”. The DNR version is designed for use with the 6- or 12-slot rack-mounted HalfRACK and RACKtangle chassis.

Software for the boards includes support for all popular operating systems such as Windows, Linux, QNX, VxWorks, and more. The IRIG-650 boards are also fully supported by Framework, UEI’s comprehensive, easy to use, API that supports all popular programming languages and DAQ applications, including LabVIEW, MATLAB/Simulink, DASYLab or any application supporting ActiveX, OPC or Modbus TCP control.

You must be logged in to comment

Write a comment

No comments

Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

Engineering Design Show 2017
18th October 2017
United Kingdom Ricoh Arena, Coventry
ELIV 2017
18th October 2017
Germany Bonn World Conference Center
European Smart Homes 2017
25th October 2017
United Kingdom London
TU-Automotive Europe 2017
6th November 2017
Germany Munich
Productronica 2017
14th November 2017
Germany Messe Munchen