Arteris Network on Chip Technology Integrated into CoWare Platform Architect ESL Design Environment

20th July 2006
News Release from: CoWare Inc.
Written by : ES Admin
Arteris and CoWare Inc, has announced a comprehensive agreement under which Arteris will output SystemC transaction level models (TLM) from its NoC tool suite for incorporation into TLM platforms developed in CoWare Platform Architect.
As part of the collaboration, the companies will develop IEEE 1666 SystemC-based versions of the Arteris NoC building blocks that are compatible with CoWare's Platform Architect environment. Designers can utilize the Arteris tool suite to create RTL of the NoC, complete with synthesis scripts and test bench models, and then profile, debug and simulate both SoC hardware and embedded software implementations before silicon implementation. The Arteris tool set enables near real-time

interaction and is driven by a familiar "spreadsheet" style of design.



"On-chip communications decisions are best made during the system-level design stage and this is an area where CoWare is a proven leader," said Charlie Janac, president and CEO of Arteris. "By incorporating the ability to design and analyze a NoC approach at this point in the design cycle, we

are enhancing the designer's ability to maximize performance and integration benefits of SoC design in general and network-on-chip in particular. With the powerful combination of CoWare ESL design and advanced Arteris NoC technology, we will help lower both unit costs and project costs of complex

SoCs for multi-media, telecom, and wireless applications."



The Arteris NoC methodology offers significant benefits to SoC designers who are developing complex chips using multiple IP and multiple processors, and are driving performance beyond 200 Mhz. For those chips, traditional bus-based architectures are fraught with timing closure, power consumption,

and area problems that get increasingly difficult if not impossible to solve as process geometries dip to 90nm and below. At such density levels, gates are faster than wires and the Arteris NoC solution addresses the inherent challenges in bus-based designs. By integrating the Arteris technology with

CoWare's ESL design tools, developers of complex SoCs have a complete solution for high-level design and NoC integration.



"The addition of Arteris NoC to the CoWare model library provides an unprecedented way to handle the vexing problems found in leading-edge SoCs," said A.K. Kalekos, vice president of marketing and business development for CoWare. "These problems include multiple IP and processors, clock domains,

and wire and bus constraints. Now these problems can be solved within the best ESL design environment available today. We welcome Arteris as a supplier of critical, next-generation NoC technology."



Arteris NoC technology will be integrated into CoWare Platform Architect in the third quarter of 2006. The Arteris NoC Solution is available from Arteris now. Arteris and CoWare are working together on the previously announced M4 project, headed by IMEC, for development of wireless multimedia

SoCs for fourth generation cell phones.


You must be logged in to comment

Write a comment

No comments




Network Headlines

Sign up to view our publications

Sign up

Sign up to view our downloads

Sign up

 

WEBENCH® Designer