SerDes core, Avago,

Avago validates its SerDes core in 65 nm CMOS process technology

News Release from: Avago Technologies
17/07/2006

Avago Technologies has announced it is among the first manufacturers to validate its SerDes core in 65 nm CMOS process technology. This milestone advances the state of SerDes ASIC core design from today's mainstream 90 nm to 65 nm process technology. With over 25 million embedded SerDes channels shipped, Avago extends its leadership position as a supplier of innovative embedded SerDes cores for OEMs building next generation networking, computing and storage hardware.

Avago's embedded SerDes intellectual property (IP) core offers extremely low jitter, making it possible to integrate as many SerDes channels as needed onto a single 65-nm CMOS (complementary metal oxide semiconductor) chip, each operating at up to 12.5 Gbps. Additionally, the new SerDes core features Avago's proprietary clockless Decision Feedback Equalization, on-chip BERT for channel bit error rate optimization, LC-based oscillator for improved power-supply noise rejection, and 1149.6 AC-Extest for testing AC-coupled connections.

"This technology advancement, representing our fifth generation SerDes core, will continue to provide networking and computing OEMs with competitive advantages," said James Stewart, vice president and general manager of Avago Technologies' Enterprise ASIC division. "Our customers can rely on us to deliver high-bandwidth systems with superior reliability, and reduced size, complexity and cost."

This core is the latest in Avago's broad embedded SerDes offering which include cores planned for use in Fibre Channel, XAUI/CEI, XFI, 802.3ap and PCI-Express applications.
Avago Technologies incorporates testing capabilities as early as the definition of system-level architecture and accounts for in-circuit manufacturing test, functional test, system turn-on and debug, and field diagnostics. The result is faster time to market of reliable high-bandwidth networking and storage systems.